




PSA-CT PSE Conformance Test Suite

for the PSA-3000 PowerSync[®] Analyzer



Product Overview

Key Features

- Robust 802.3at (PoE+) PSE Compliance Testing
- Fully Automated Port Sequencing and Statistics
- Greater than 95% 802.3at PICS Coverage* from 23 Tests Producing up to 137 Test Parameters per Port
- Fully Emulates All Type-1 (PD Class 0, 1, 2, or 3) and Type-2 (PD Class 4) PD's Including LLDP-Capable PD's
- Adapts to All Prevalent PSE Signaling and Power Behaviors
- Adapts to Prevalent Composite 802.3at and Proprietary Detection Signaling Behaviors
- Configurable Waveform Trace Diagnostic Generation and Retention to 10 Waveforms per Test
- Colorful and Informative Spreadsheet Reporting with Compliance (Pass/Fail) Notations and Parameter Statistics
- Run & Sequence from PSA Interactive GUI or PowerShell PSA Command Line

real Power from Sifos

Overview

Power-over-Ethernet (PoE) challenges design and test engineers to evaluate multi-channel, “smart” DC power sources that are activated and deactivated through signaling protocols operating over several power delivery and polarity configurations. The application and management of DC power over multiple local area network connections must be completely transparent, safe, non-destructive, and non-disruptive to the traditional data transmission behaviors of those network connections and associated network equipment.

The Industry “Norm” for 802.3at PSE Compliance....

High Coverage of All PSE Functional and Performance Parameters...

Fully Automated One-Button Testing and Reporting....

Flexible Emulation of Type-1 and Type-2 Powered Devices....

Higher Power with 802.3at

Under the IEEE 802.3at standard, power delivered to a single Powered Device is effectively doubled to 25.5 watts. PSE's will pack more electrical power and more processing power to manage that electrical power. Issues of safety and specification compliance are accentuated by the higher power delivery capabilities of each Ethernet Port.

Smarter PSE's and PD's

In the new 802.3at realm, end-span PSE's such as data switches and routers can use a Link Layer Discovery Protocol (LLDP) to communicate power needs and availability with a new generation of Powered Devices (PD's). This new protocol is a core component of PSE power resource management with granularity to 0.1 watt per Ethernet port.

Fully Automated Testing with Very High Test Coverage

The PSE Conformance Test Suite for 802.3at produces over 130 PoE test parameters per PSE port depending upon PSE capabilities. These parameters are measured in 23 distinct tests that may be selected and sequenced across up to 24 PSE ports at a time. The test covers over 95% of the PSE PICS (conformance check list items) in the IEEE 802.3at specification*. The PSE Conformance Test Suite is widely used throughout the internetworking community as the industry “norm” for PSE specification compliance.

Flexible PD and LLDP Emulation

The 802.3at standard, unlike its 802.3af predecessor, allows for a variety of PSE and PD types including higher power PD's and LLDP-capable PSE's and PD's. As a result, PSE Conformance Testing now requires increased test “cases” to allow for the variety of powering configurations that can arise. The PSE Conformance Test Suite for 802.3at enables each of these test cases so as to assure full test coverage of all PSE types.

Robust Diagnostics and Reporting

The PSE Conformance Test Suite for 802.3at can automatically sequence to a pop-up spreadsheet report with full color notations of parameter pass/fail status per port and cross-port statistics for each parameter. This report automatically adapts test limits to the test case that is sequenced. Many of the PSE Conformance Tests capture and analyze various voltage and load current “scope” traces in order to evaluate measurement parameters. These traces can be automatically posted to the display, accumulated, and retained until the end of each test for diagnostic purposes. Each trace is individually notated with a description of the trace purpose or measurement parameter.

* For 802.3at PICS Coverage, see Sifos application note:
802.3at PSE PICS Coverage.pdf

real Power from Sifos

PSE Conformance Tests & Parameters

Detection Signaling and Functional Tests

det_v	<p>Detection Pulse Waveform Parameters</p> <p>Captures and analyzes PSE detection probe voltages with both valid and slightly non-valid detection signatures.</p> <p>Voc Peak open circuit (disconnected) detection voltage</p> <p>Vvalid(Max) Maximum Detection Step Level with Valid Signature</p> <p>Vvalid(Min) Minimum Detection Step Level with Valid Signature</p> <p>ΔVtest Detection Step Magnitude</p> <p>Detection Slew Detection step slew rate</p> <p>Good_Sig_Det_Pulse Number of Detection Signal transitions</p> <p>Vbkoff Minimum Voltage during detection (ALT B) backoff</p> <p>Non802_Step_V Level of any pre-detection signals</p> <p>High_Sig_MaxV Maximum detection voltage with high detection signature</p> <p>Non802_Discr? Dependence upon Non-802 detection for validity. PSE's that use non-802.3 detection measurements to resolve a valid signature band will report "1".</p> <p>Detect Strategy Reports PSE Detection as one of five known strategies including 802.3at standard, proprietary pre-detection, etc.</p>
det_i	<p>Detection Current Limiting</p> <p>Measures maximum current sourcing capability from a PSE during detection.</p> <p>Isc(Init) Max detection current at minimum detection voltage</p> <p>Isc(Det) Max detection current during detection</p>
det_range	<p>Detection Passive Acceptance Range</p> <p>Assesses the range of acceptable PD signatures and the reliability of valid detection given random connect timing and capacitive loading.</p> <p>Rgood_Max Maximum accepted detection resistance signature</p> <p>Rgood_Min Minimum accepted detection resistance signature</p> <p>Rmid_det MAX (or MIN) detection resistance given random connections</p> <p>Cgood_Max Maximum accepted detection capacitance signature</p> <p>Rbad_Cbad_Stat Power-Up status given a 35Kohm (marginally high) resistive signature with the lowest Capacitive signature rejected by the PSE.</p>
det_time	<p>Detection Timing</p> <p>Measures detection backoff and detection probe timing parameters.</p> <p>Tdbo Detection back-off time (between failed detections)</p> <p>Tdbo_eff Effective back-off time for PSE's that ignore rather than disable detection measurements</p> <p>Tdet 802.3at detection time duration</p> <p>Tdet_tot Total detection time including pre-detection measurements</p> <p>Backoff_Type Reports PSE Detection back-off as one of three known strategies including 802.3at standard and legacy detections</p>
det_rsource	<p>PSE Output Resistance during Detection</p> <p>Measures effective source resistance of PSE port during detection.</p> <p>Zout PSE estimated output impedance during detection</p>

Classification Signaling and Functional Tests

class_v	<p>Classification Voltages</p> <p>Captures and analyzes PSE classification voltage levels, focusing on only the final classification performed prior to power-up.</p> <p>Vclass Class Pulse Average Voltage with 1 mA class signature</p> <p>Vclass_min Class Pulse Average Voltage with 45 mA class signature</p> <p>Vmark Mark Region Voltage with 4 mA mark signature load</p> <p>Vmark_min Minimum Port Voltage measured over both MARK regions until power-up</p>
----------------	---

Classification Signaling and Functional Tests

class_time	<p>Classification Timing Captures and analyzes PSE classification signal timing, focusing on only the final classification performed prior to power-up.</p> <p>Event_Count Count of class pulses</p> <p>Tpdc Duration of class pulse given Single-Event Classification</p> <p>Tcle1 Duration of first class pulse given 2-Event Classification</p> <p>Tcle2 Duration of second class pulse given 2-Event Classification</p> <p>Tme1 Duration of first mark interval given 2-Event Classification</p> <p>Tme2 Duration from end of second class pulse to power-up given 2-Event Classification</p>
class_err	<p>Classification Current Limiting Evaluates any current limiting applied to classification signals by PSE as well as PSE powering behaviors following overloaded or illegal classification signatures.</p> <p>Class_lim Maximum Class Current before PSE starts to limit Class Current</p> <p>Vport_CL_lim Power-Up response (as Port Voltage) following a current limited classification</p> <p>Vport_CL_err_1 Power-Up response (as Port Voltage) following a 55mA (invalid) classification load</p> <p>Mark_lim Minimum Mark Current Supported during 2-event Mark Region - tested at 5.5 mA and 105 mA given 2-Event Classification</p> <p>Vport_CL_err_2 Power-Up response (as Port Voltage) following a class signature that changed from Event #1 to Event #2 (asymmetrical signature)</p>
class_lldp	<p>LLDP Protocol and Mutual Discovery Testing Assesses PSE LLDP basic protocol fields, protocol timing, and power request processing for both Type-1 and Type-2 PD's.</p> <p>PSE_Source_Priority Bit Field for PSE Source, Priority, Reserved</p> <p>PSE_MDI_Pwr_Sup Bit Field from legacy TLV for Port Class, MDI Power Support, MDI Power State, Pair Selection, and Reserved</p> <p>PSE_LLDP_Time_1 Time from Power-ON state until first LLDP frame received from PSE given Type-1 PD</p> <p>PSE_LLDP_Type_1 PSE Type advertised by a PSE given Class 0-3 PD signature</p> <p>PSE_Echo_Time_1 Time for PSE to echo back the PD Requested Power level</p> <p>PSE_Alloc_Pwr_1 Allocated Power in response to 8.1 W PD Request from a Class 0–3 PD</p> <p>PSE_Alloc_Time_1 Time to respond To 8.1 W PD Request with Power Allocated</p> <p>PD_Power_Adjust_1 Allocated Power in response to a Change Request from 8.1W to 13W</p> <p>PSE_Adjust_Time_1 Time to echo a PD 13 watt PD Change Request</p> <p>PSE_LLDP_Time_2 Time from Power-ON state until first LLDP frame received from PSE given Type-2 PD</p> <p>PSE_LLDP_Type_2 PSE Type advertised by PSE given Class 4 PD signature</p> <p>PSE_Echo_Time_2 Time for PSE to echo back the PD Requested Power level</p> <p>PSE_Alloc_Pwr_2 Allocated Power in response to 20.3W PD Request from a Class 4 PD</p> <p>PSE_Alloc_Time_2 Time to respond To 20.3 W PD Request with Power Allocated</p> <p>PD_Power_Adjust_2 Allocated Power in response to Change Request from 20.3W to 25.5W</p> <p>PSE_Adjust_Time_2 Time to echo a PD 25.5 watt PD Change Request</p>

Power-Up Processes

pwrup_time	<p>Power-Up Timing Parameters Measures power-up rise time and time delay from completion of final detection until power applied.</p> <p>Trise Rise Time from 10% to 90% of Vport</p> <p>Tpon Time from end of detection until power-up - Tpon is measured from the final complete detection probe preceding a power-up</p>
pwrup_inrush	<p>PSE Current Limiting Behaviors During Power-Up Evaluates PSE current limiting and inrush overload tolerance parameters. Assures compliance to 802.3at figure 33-14, I_{Inrush} current and timing limits in the POWER_UP state.</p> <p>Init_Inrush Maximum output current immediately after 1 msec of a severe inrush overload</p>

Power-Up Processes

Max_Inrush_c0	Maximum output current in time interval from 1 to 75 msec given Class 0, 1, 2, or 3 signature
Max_Inrush_c4	Maximum output current in time interval from 1 to 75 msec given Class 4 signature
Min_Inrush	Minimum output current while current limiting in time interval from 1 to 50 msec given 30V or higher port voltage
Tinrush	Duration of current limiting until PSE removes power
Inrush_45m	Port voltage after 50msec following 45 msec current limiting inrush overload
Max_Init_Inrush	Maximum output current up to 1 msec given a severe inrush overload
Vinrush	Average Port Voltage with PSE in current limit and PSA foldback suppression applied
Inrush_Strategy	Indicator if PSE uses Tinrush timer or Vport to assess the completion of Inrush

PSE Powered-On Performance and Processes

pwrn_v

Powered Port Voltage, Ripple, and Noise

Measures PSE port DC and AC voltages in response to minimum and maximum power loads.

Vport_min_N	Min Port voltage with 0.5 Watt and Pport_Max (PD Class) loading
Vport_max_N	Max Port voltage with 0.5 Watt and Pport_Max (PD Class) loading
Vpp_ripple_N	Peak AC Ripple with 0.5 Watt and Pport_Max (PD Class) loading
Vpp_noise_N	Peak AC Noise with 0.5 Watt and Pport_Max (PD Class) loading
Vtrans_max_N	Maximum Port Voltage measured during a 5msec load transient from 12mA to Pport_Max / Vport and back.
Vtrans_min_N	Minimum Port Voltage measured during a 5msec load transient from 12mA to Pport_Max / Vport and back.

pwrn_pwracap

PSE Port Power Capacity

Measures the maximum power delivery capability of a PSE port given various PD Classifications.

Pcon_c0	Maximum output power from PSE Port given Class 0 PD
Icon_0	Maximum output current from PSE Port given Class 0 PD
Pcon_c1	Maximum output power from PSE Port given Class 1 PD
Icon_1	Maximum output current from PSE Port given Class 1 PD
Pcon_c2	Maximum output power from PSE Port given Class 2 PD
Icon_2	Maximum output current from PSE Port given Class 2 PD
Pcon_c3	Maximum output power from PSE Port given Class 3 PD
Icon_3	Maximum output current from PSE Port given Class 3 PD
Pcon_c4	Maximum output power from PSE Port given Class 4 PD
Icon_4	Maximum output current from PSE Port given Class 4 PD
Type-2_Enable	Verifies > 450 mA continuously available at 80 msec following 2-event power-up for 2-event, Type-2 PSE's or verifies >450 mA is not available for LLDP capable Type-2 PSE's prior to negotiation

pwrn_maxi

PSE Response to Maximum Overloads

The pwrn_maxi test evaluates PSE characteristics with respect to the POWER_ON state PI operating current templates in Figure 33-15 of the 802.3at specification.

Ilim_Peak	Maximum output current tolerated by PSE in time frame of 8 to 75 msec
Ilim_Min_1	Minimum output current up to 50 msec with 402mA load pulse and foldback suppression applied to assure > 30VDC (Type-1 PD emulation)
Tlim_1	Time to port shutdown in response to 400 mA overload given Type-1 PD
Vlim_1	Average port voltage coincident with Tlim_1 measurement
Ilim_Max_1	Maximum output current from 1 to 75 msec given 700mA load pulse and foldback suppression active given a Type-1 PD
Ilim_Low_V_Tol_1	Measures time-to-port-foldback given a Type-1 PD with extreme overload
Ktran_lo	% excursion below 50V given 250usec (fast) overload transient (686 mA) given a Type-2 PSE
Ilim_Min_2	Minimum output current up to 50 msec with 686mA load pulse and foldback suppression applied to assure > 30VDC given Type-2 PD emulation
Tlim_2	Time to port shutdown in response to 684 mA overload given Type-2 PD

PSE Powered-On Performance and Processes

Vlim_2	Average port voltage coincident with Tlim_2 measurement
Ilim_Max_2	Maximum output current from 1 to 75 msec given 860mA load pulse and foldback suppression active given a Type-1 PD
Ilim_Low_V_Tol_2	Essentially a measure of time-to-port-foldback given a Type-2 PD

pwrn_overld

PSE Response to Maximum PD Power Transients

The pwrn_overld test assesses powered PSE port behaviors with respect to Ipeak, the maximum power overload allowed to a PD as defined in Equation 33-4 of the 802.3at standard.

%Ipeak_N	Percent of required Ipeak current that is supported over 50msec duration where Ipeak required is defined by Equation 33-4 given a Type-N PD – maximum level verified is 125%
Vport_Ipeak_N	Min Port Voltage at Ipeak transient pulse given a Type-N PD
Vport_5%DC_N	Min Port Voltage over 5 seconds with a quantity of 50 msec Ipeak pulse transients separated by 1 second (5% duty cycle) given a Type-N PD

MPS Processes for Power Removal on PD Disconnect

mpps_ac_pwrn

Power Timing and Load Current Impact on AC MPS PSE's

Evaluates power removal timing and DC load tolerance on an AC MPS PSE.

Tmpdo	Disconnect power-down timing from disconnect event
I_hold_ac	Maximum DC Load Current tolerated with AC MPS Disconnect Shutdown

mpps_ac_vf

AC MPS Signaling Characteristics

Measures AC MPS signaling characteristics during the Tmpdo interval.

V_open	Peak-Peak AC probing voltage following PD Disconnect
V_open_%Vport	Peak-Peak AC probing voltage expressed as a % Vport_pse
Fp	AC probing signal frequency following PD Disconnect
AC_MPS_SR	AC probing signal slew rate
Isac	Signal current sourced by AC MPS signal generation resource

mpps_ac_voff

AC MPS Peak Voltage Characteristics

Measures voltage peaks following PD disconnect and power-down events given an AC MPS PSE.

V_open1	Peak port voltage found after AC MPS power removal event
Vopen_pk	Peak port voltage found after the PD disconnect event over a period of one second

mpps_dc_valid

DC MPS Valid Signature Timing Characteristics

Measures intermittent load tolerance thresholds of a DC MPS PSE.

Tmps	Minimum valid signature ACTIVE time required for DC MPS validity
Duty_Cycle_tol	PSE power response to valid / invalid load cycling of 16.7% duty cycle

mpps_dc_pwrn

Power Timing and Threshold Assessment on DC MPS PSE's

Evaluates power removal timing and DC load requirements on a DC MPS PSE.

I_hold	Minimum current required to maintain power given DC MPS PSE
Tmpdo	Disconnect power-down timing from start of invalid signature
Vopen_pk	Peak port voltage found after the PD disconnect event over a period of one second

PSE Power-Down Characteristics

pwrn_overld

PSE Response to Non-Current Limiting Overloads

Evaluates PSE handling of non-current limiting overloads in the PSE discretionary region of the PI operating current templates in Figure 33-15 of the 802.3at specification.

Icut_N	Smallest load current causing power removal in the time frame of Tcut_Max, or less than 75 msec given a Type-N (1 or 2) PSE.
Tcut_N	Time from start of transient until power removal when measuring Icut_N.
Isoft_N	Non-Tcut compliant (> Tcut_Max) overload threshold current given a Type-N (1 or 2) PSE.
Tsoft_N	Time to shutdown if Isoft_N is discovered.

pwrnd_time

AC MPS Signaling Characteristics

Evaluates PSE disconnect discharge timing as well as output characteristics during power removal.

- Toff** Power discharge time with hypothetical 320KΩ load.
- Cout** PSE output capacitance during power discharge
- Rp** PSE shunt output resistance during power discharge

pwrnd_v

AC MPS Peak Voltage Characteristics

Measures PSE post-power-removal characteristics following an overload shutdown condition.


- Voff** IDLE state voltage between detections after overload shutdown
- Ted** Time from overload condition shutdown until a detection probe leading to a successful power-up
- Ved** Peak voltage over the Ted interval

Configuring and Running the PSE Conformance Test Suite

The PSE Conformance Test Suite is accessed from either PSA Interactive Software (GUI) or PowerShell PSA, an extended Tcl/Tk command line shell. PSA Interactive provides two menus with access to the PSE Conformance Test Suite: The **PSE Tests** menu and the **Sequencer** menu.

Within each of these menus, users declare:

- PD Emulation: Type-1 (**15.4W**) or Type-2 (**30W**)
- PD 30W Grant Type: **NONE** (Type-1 PSE), **PHY** (Type-2 2-Event PSE), or **LLDP** (Type-2 LLDP)
- PSE Disconnect Detection Method: **AC MPS** or **DC MPS**
- PSE General Type: **End-Span** or **Mid-Span**



PSA Interactive PSE Tests Menu


The **PSE Tests** menu is geared to running a single test at a time and capturing results from that test. The menu allows users to select a particular PSA test port (slot and port), then execute a test. Users may optionally select to have any and all measurement waveforms that are used by a given test captured, labeled, and displayed as the test runs.

The **PSE Tests** menu also provides access to certain other specialized testing functions that include user specified loading profiles and LLDP traces.

The **Sequencer** menu allows users to select one or more tests that are to be automatically sequenced along with the PSA test ports that will also be sequenced.

User's may also select one of several reporting options, the most common of which will produce a pop-up (Microsoft Excel) spreadsheet report that performs all test parameter limit checking and analysis.

Multi-Port PSE connections can rapidly be verified prior to testing from this menu and as with the PSE Tests menu, users may opt to have waveform traces produced by each test appear on screen as each test runs. Users may also choose to have the sequence terminate as soon as an error condition develops in any test on any port.



PSA Interactive Sequencer Menu

