

EMBD34000-14-ILT (v1.0H)

Course Description

This course will help software engineers fully utilize the components available in the Zyng™ EPP processing system (PS). This course covers advanced Zyng EPP topics for the software engineer, including advanced boot methodology, the NEON co-processor, programming PS system-level function control registers, the general interrupt controller, the DMA, Ethernet, and USB controllers, and the various low-speed peripherals included in the Zyng processing system.

Level – Embedded Software 4

Course Duration - 1 day

Price – \$1600 or 16 Training Credits

Course Part Number - EMBD34000-14-ILT

Who Should Attend? Software design engineers interested in fully utilizing the Zyng extensible processing platform

Prerequisites

- Embedded Systems Software Design or equivalent knowledge
- C or C++ programming experience
- Conceptual understanding of embedded processing systems, including device drivers, interrupt routines, Xilinx Standalone library services, user applications, and boot loader operation
- Experience developing software for embedded processor applications

Software Tools

Xilinx ISE® Design Suite: Embedded or System Edition 14.1

Hardware

- Architecture: Zyng-7000 EPP*
- Demo board: Zyng-7000 ZC702 demo board*

* This course focuses on the Zynq-7000 EPP. Check with Hardent for the specifics of the in-class lab board or other customizations. After completing this comprehensive training, you will have the necessary skills to:

- Implement an effective Zynq EPP boot design methodology
- Create an appropriate FSBL image for flash
- Identify advanced Cortex[™]-A9 processor services for fully utilizing the capabilities of the Zynq EPP
- Analyze the operation and capabilities of the DMA controller in the Zyng EPP
- Examine the various Standalone library services and performance capabilities of the Ethernet and USB controllers in the Zyng EPP
- Describe the Standalone library services available for low-speed peripherals that are contained in the Zyng EPP PS

Course Outline

- Advanced Boot Methodology on the Zynq EPP
- Zyng EPP Boot Details
- Lab 1: Zyng EPP Boot Memory
- Advanced Cortex-A9 Processor Services
- Advanced DMA Controller Configuration on the Zyng EPP
- Lab 2: Configuring DMA on the Zynq EPP
- High-Speed Peripheral Configuration on the Zynq EPP
- Low-Speed Peripherals on the Zyng EPP
- Lab 3: Peripheral Programming on the Zynq EPP

Advanced Features and Techniques of **Embedded Systems Software Design**

Embedded Software 4

Course Specification

Lab Descriptions

- Lab 1: Zynq Boot Memory Lab Explore the principles of creating a bootable flash image based on a First Stage Bootloader (FSBL) project.
- Lab 2: Configuring DMA on the Zynq EPP Program the DMA controller on the Zyng EPP PS and explore the various Standalone library services that support the Zyng EPP PS DMA controller.
- Lab 3: Peripheral Programming on the Zynq EPP Program the Gigabit Ethernet controller on the Zyng EPP and verify in hardware. Explore the various lwip Standalone library services that support the Zyng EPP Gigabit Ethernet controller.

Register Today

Hardent, the Authorized Training Provider (ATP) for Canada (excluding British Columbia), New England (Connecticut, Maine, Massachusetts, New Hampshire, Rhode Island and Vermont) and the Southeastern United States (Alabama, Florida, Georgia, Mississippi, North Carolina, South Carolina and Tennessee) delivers Xilinx public and private courses in your region. Visit www.hardent.com/training or contact Hardent's Training Coordinator for more information, to register for a class or to schedule a private course.

Email: Telephone: training@hardent.com 514-284-5252





EXILINX Authorized Training Provider

© 2012 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

www.xilinx.com 1-800-255-7778