

**Essential Tcl Scripting for the Vivado Design Suite** 

FPGA 1

LANG13000-ILT (v1.0H)

## **Course Description**

Learn how to use basic Tcl syntax and language structures to build scripts suitable for use with Xilinx FPGA design tools. Learn about the effective use of variables, data types, and Tcl constructs to build effective conditional statements and loop controls. You will also have the opportunity to use Tcl language constructs with several labs designed to provide you scripting experience within the Vivado<sup>TM</sup> Design Suite.

Level - FPGA 1

Course Duration - 1 day

Price - \$700 or 7 Training Credits

Course Part Number - LANG13000-ILT

Who Should Attend? – FPGA designers and logic designers

**Prerequisites** 

 FPGA design experience or completion of the Essentials of FPGA Design course

#### **Software Tools**

■ Vivado System Edition 2012.2

#### Hardware

Architecture: N/A\*Demo board: None\*

# After completing this comprehensive training, you will have the necessary skills to:

- Describe the basic syntax and language structure of the Tcl language
- Execute Tcl commands from a script using the Vivado IDE
- Use variables and describe data types
- Use Tcl language constructs to build conditional statements and loop controls for some common FPGA applications
- Use lists and arrays in efficient data structures
- Use procedures, packages, and namespaces to develop modules

### **Course Outline**

- Using Tcl in the Vivado IDE
- Lab 1: Xilinx Tcl Scripting
- Basic Syntax and Structure
- Data Types, Variables, and Expressions
- Conditional Expressions and Loops
- Lab 2: Manipulating Pin Attributes with Tcl
- Lists
- Data Structures in Tcl
- Lab 3: Design Analysis with the Vivado IDE
- Procedures and Packages
- Xilinx Tcl Regular Expressions
- Lab 4: Using Regular Expressions
- Appendix: Debugging and Error Management
- Appendix: Xilinx Tcl Regular Expressions

#### Lab Descriptions

- Lab 1: Basic Tcl Scripting Learn how to use Tcl scripts in a typical FPGA design flow using the Vivado IDE.
- Lab 2: Manipulating Pin Attributes with Tcl Learn to query your design netlist and verify the use of various Tcl commands with

#### **Course Specification**

the Vivado IDE. You will also learn to make pin assignments and verify resource usage with appropriate Vivado IDE reports.

- Lab 3: Design Analysis with the Vivado IDE This lab introduces some of the most important reporting and design analysis features provided by the Vivado Design Suite. In this lab, you will use Tcl commands to query the design netlist and locate clock sources. You will also use the check\_timing and report\_timing commands to verify design performance.
- Lab 4: Using Regular Expressions Query timing reports to find critical timing information and build a custom timing report while using file I/O commands and regular expressions to extract essential information with a script.

## Register Today

Hardent, the Authorized Training Provider (ATP) for Canada (excluding British Columbia), New England (Connecticut, Maine, Massachusetts, New Hampshire, Rhode Island and Vermont) and the Southeastern United States (Alabama, Florida, Georgia, Mississippi, North Carolina, South Carolina and Tennessee) delivers Xilinx public and private courses in your region. Visit <a href="https://www.hardent.com/training">www.hardent.com/training</a> or contact Hardent's Training Coordinator for more information, to register for a class or to schedule a private course.

Email: <u>training@hardent.com</u>
Telephone: 514-284-5252





© 2012 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

<sup>\*</sup> This course does not focus on any particular architecture. Check with Hardent for specifics or other customizations.