

High Linearity Wideband RF-to-Digital Transceiver RF-4102

Features


- Integrated RF and Digital IF Processing in a single 3U cPCl slot
- High linearity, wideband RF Transceiver, 20 MHz to 2.7 GHz
- 14-bit ADC 490 MSPS, 16-bit DAC 980 MSPS
- Fast-frequency hopping up to 3000 hops/sec
- Up to 200 MHz Receiver analog bandwidth
- Up to 400 MHz Transmitter analog bandwidth
- Xilinx Virtex-5 SX95T-2 User FPGA for flexible IF signal processing
- High-speed serial connection to companion baseband processor
- Software drivers and API, FPGA interface libraries, and example code included
- Digital Down Converter (DDC) and Digital Up Converter (DUC) IP included
- Rugged conduction- or air-cooled form factors available
- Designed to operate with Spectrum's PRO-4600 baseband processing engine as part of the SDR-4000 platform
- Not subject to US ITAR control




- Wideband Datalinks (eg. UAV, UGV, USV)
- Ground Mobile Communications
- Air-to-Ground Communications
- Communications Electronic Warfare

- SIGINT COMINT/ELINT
- Satellite Ground Terminals
- Cognitive Radio
- Software Defined Radio (SDR) and Waveform Development







Specifications

	Specifications
[general] RF-to-Digital Transceiver	Single channel full-duplex RF transceiver with Xilinx Virtex-5 FPGA
[RF - Receiver] Receiver Type	Single-conversion superheterodyne with IF digitizer (above 200 MHz)
	Direct digitizing receiver (below 200 MHz), with mixer bypassed
Input Frequency Range	20 MHz to 2.7 GHz
Internal Analog IF Frequency	User programmable from 20 MHz to 200 MHz
Internal Analog IF Filtering	200 MHz LPF (BPF and other options, contact Spectrum)
	200 MHz standard, other bandwidths available
Frequency Switching Time	20 μs (dual switching synthesizer)
Maximum Hop Rate	3,000 hops/sec with 10:1 dwell-to-tune time ratio
Analog Frequency Step	400 kHz, smaller step sizes achieved digitally
Maximum RF Input Power Level	-10 dBm
	+10 dBm at -20 dBm input
Gain Adjustment	RF mode: > 80 dB in 0.5 dB steps
	Direct digitizing mode: > 65 dB in 0.5 dB steps
9	5.5 dB at full gain at 800 MHz RF with image-rejection filter
	10 MHz, +/- 2.0 ppm @ room temp
Spurious Free Dynamic Range (SFDR) (typical)	Direct Digitizing Mode (input power at -20 dBm)
	20 MHz to 200 MHz: -70 dBc
	RF Mode (input power at -30 dBm)
	200 MHz to 2700 MHz: -70 dBc
1.45	Note: -1 dBFS desired signal
•	Intersil ISLA214P50 14 bit at 490 MSPS
Image Rejection	User-supplied external filter. Contact Spectrum for custom filtering.

[RF - Transmitter]	Transmitter Type	Direct up-conversion (I/Q) above 200 MHz Direct DAC output to amplifier below 200 MHz, with quadrature modulator bypassed
	Output Frequency Range	
		-30 dBm to -3 dBm at 10 dB PAPR, +7 dBm CW, in 0.5 dB steps
		+28 dBm at 1950 MHz +18 dBm at 800 MHz
		-140 dBm/Hz measured at 805 MHz in presence of a full power output CW signal at 850 MHz
	Adjacent Channel Leakage Ratio	-67 dBc at full output power, 800 MHz, 5 MHz bandwidth NPR signal
		-60 dBc at 1.4 GHz, Zero IF (I/Q)
		Analog Devices AD9122 16 bit interpolating DAC at 980 MSPS Zero IF (I/Q) or Complex IF
	Frequency Switching Time	20 μs (dual switching synthesizer)
	Maximum Hop Rate	3,000 hops/sec with 10:1 dwell-to-tune time ratio
		400 kHz, smaller step sizes achieved digitally User-supplied external filter. Contact Spectrum for custom filtering.
[IF Processing]		Virtex-5 SX95T-2 (optional V5LX155T or SX50T). SX95T-2 has 94,208 logic cells,
5.		640 DSP48E slices, and 8,784 kb total BRAM
	FPGA IP	DDC and DUC included (user programmable IF bandwidth, IF frequency, and decimation)
	Memory	512 MB DDR2 SDRAM
[external interfaces]		4-bit 10 MHz serial port interface (SPI) for control via cPCI J2
		6 SMA, 50-ohm, single-ended (see block diagram) 2x 12b 100 kSPS DAC, 2x 12b 100 kSPS ADC. Software support as a future option.
		via ribbon cable on cPCI J2 using transition module
	High-Speed Serial	Two Aurora links (440 MB/sec full-duplex each) to the CompactPCI backplane via J2.
		Programming via JTAG over RTM from PRO-4600, or load from onboard 16 MB Flash Debug via JTAG with Xilinx JTAG device
		8x LVDS pairs, 18x 3.3V LVTTL, 3x 2.5V LVCMOS all via cPCI J2 connector
	Co-Ax GPIO	Two co-ax single-ended available through the front panel (3.3V)
	Supply Voltage (DC)	(1PPS, IRIG-B, sync, trigger, control) 5V, 3.3V, -12V drawn from the CompactPCI J1 connector
[ciccurcai/mcchamcar]		27 W booted. 30 W for full duplex operation.
		(~8 W for RF analog, ~22 W for digital).
	Size	48 W combined operation with PRO-4600 3U CompactPCI form factor
[environmental]		0 to +55 degrees C (air-cooled)
		-40 to +70 degrees C (conduction-cooled)
	Shock and Vibration	Conduction-cooled version: ANSI/VITA 47, Level ECC3 Conformal coating available on request.
	RoHS	5 of 6 compliant (Pb solder exemption).
		MTBF 370,000 hours (GB, GC, 30 deg C), per MIL-HDBK-217 FN2 Parts Count method,
[software]	Application Libraries	Relex v8.0. quicComm™ Software Development Kit with APIs and examples running on
[sorthare]		PRO-4600
		Green Hills INTEGRITY 5.0.11 Software Configuration Architecture Board Support Bookeds for SDR Avvey systems
	SCA BSF	Software Configuration Architecture Board Support Package for SDR-4xxx systems available. Contact Spectrum Sales.
	Digital Up/Down Converter	FPGA-based DDC and DUC reference design provided featuring polyphase filter with
		variable bandwidth. User can control IF bandwidth, IF frequency, and decimation with software to achieve RF frequency steps as small as 12.5 kHz.
[*future options]		Contact Spectrum Sales for options listed in this section.**
		V5LX155T or SX50T Software support for low speed ADC and DAC e.g. Audio Analog Control/Sensors
		Software support for low speed ADC and DAC, e.g., Audio, Analog Control/Sensors 70 MHz BPF, 140 MHz BPF, or custom filtering, contact Spectrum
	Multi-board	Coherent operation across multiple modules
	Form Factor	OpenVPX Contact Spectrum for alternative hosts other than PRO-4600
		Contact Spectrum for external filter options
		Built-In-Test (BIT)
Notes:		

- Where applicable, RF specifications use a 10 MHz BW, Noise Power Ratio test signal. Contact us for other plots and specifications.
- Individual specifications on this datasheet are subject to change without notice. Do not specify compliance with this document.



Appendix




Figure 1. Noise Figure (NF) versus RF frequency in RF mode at 65 MHz IF, at -90 dBm input power (typical).




Figure 2. Noise Figure (NF) versus RF frequency in Direct Digitizing (DD) mode at -90 dBm input power (typical).




Figure 3. SFDR versus RF frequency in RF mode at 3 different input power levels (typical).




Figure 4. SFDR versus RF frequency in DD mode at 3 different input power levels (typical).




Figure 5. SFDR detail for RF frequency 301 MHz, IF 91 MHz at -20 dBm input power in RF mode (typical).




Figure 6. SFDR detail for RF frequency 31 MHz at -20 dBm input power in DD mode (typical).




Figure 7. Receiver IIP3 versus RF frequency at -20 dBm input power in RF mode (typical).




Figure 8. Receiver IIP3 versus RF frequency at -20 dBm input power in DD mode (typical).




Figure 9. Receiver IIP3 detail for RF frequency 2501 MHz and 2502 MHz in RF mode (typical).




Figure 10. Receiver IIP3 detail for RF frequency 131 MHz and 132 MHz in DD mode (typical).




Figure 11. Transmitter Adjacent Channel Leakage Ratio (ACLR) at 1450 MHz in RF mode (typical).




Figure 12. Transmitter ACLR (integrated power in 5 MHz channel) versus variable gain setting at 1450 MHz center frequency in RF mode (typical).




Figure 13. Transmitter ACLR at 100 MHz in DD mode (typical).




Figure 15. Transmitter output power flatness at LO frequencies of 300 MHz, 800 MHz, 1400 MHz, and 2700 MHz with IF swept from -100 MHz to +100 MHz (typical).




Figure 17. Transmitter OIP3 versus RF frequency in RF mode (typical).




Figure 14. Transmitter ACLR (integrated power in 5 MHz channel) versus variable gain setting at 100 MHz center frequency in DD mode (typical).




Figure 16. Transmitter output power flatness in DD mode (typical).




Figure 18. Transmitter OIP3 versus RF frequency in DD mode (typical).