

HDT-UVM-100 (v1.0H)

Universal Verification Methodology (UVM)

Course Description

This 4 day course introduces engineers to developing verification environments using the Universal Verification Methodology (UVM) library.

The class will show you how to create an UVM testbench structure for your DUT which includes both stimulus generation and analysis. It will also address how to create test cases that generate stimulus using sequences and SystemVerilog randomization constructs. The class teaches how to write analysis components such as scoreboards and coverage collectors, as well as teaches you how to create, integrate and use a register model of your DUT.

Level - UVM 1

Course Duration - 4 days

Price - \$2800

Course Part Number - HDT-UVM-100 (v1.0H)

Who Should Attend? Engineers interested in developing SystemVerilog verification environments using the Universal Verification Methodology (UVM) library.

Prerequisites

 SystemVerilog for Verification course or equivalent experience using SystemVerilog

Software Tools

Questa Simulator 10.1a

After completing this comprehensive training, you will have the necessary skills to:

- Create an UVM testbench structure using the UVM library base classes and the UVM factory
- Declare transaction items types
- Write test cases using sequences to generate stimulus for your DUT
- Develop scoreboards for analysis
- Develop a register model for your DUT and use the model for initialization and accessing DUT registers

Course Outline

Day 1

- Introduction to UVM
- UVM reporting facilities
- Transaction-level communication
- UVM Transactions
- Lab Transactions
- Testbench components
- Phasing
- Lab Components
- Start and end of simulation
- Dynamic Construction Introduction to the UVM Class Factory
- Lab Test environment

Day 2

- Connecting to the DUT
- Analysis elements
- Scoreboards, coverage collectors, predictors
- Lab Analysis
- Hierarchy
- Lab Hierarchy
- Tests
- Factory overrides
- Lab Factory Overrides

Day 3

- Configuration
- Lab configurations
- Introduction to sequences
- Lab Sequences
- More on sequences
- Lab Multiple sequencesConfigurations

Day 4

- UVM register model
- Register model integration
- Lab Register integration
- Register model use
- Lab Register use

Hands-On Labs

A good portion of class time will be spent applying principles learned in lecture to hands-on labs

Register Today

Hardent offers courses to help designers produce fast predictable and efficient designs. For a detailed list, visit www.hardent.com/training or contact Hardent's Training Coordinator for additional information, to register for a class or to schedule a private course.

Email: training@hardent.com
Telephone: 514-284-5252

Course material created by:



© 2013 Willamette HDL, Inc. All rights reserved. All other trademarks are the property of their respective owners.