

# Portable Test & Stimulus Standard (PSS) Training for Cadence Perspec System Verifier

HDT-PSS4C-100 (v1.0H)

## **Course Description**

The Portable Test and Stimulus Standard (PSS) from Accellera defines a way to capture the test intent of users for verification of IP, IP subsystems, and SoC designs from simulation to post-silicon.

This 2-day training course will introduce the student to the PSS language and to key concepts such asdeclarative programming, resource management, multi-target realization, and more.

The course is available in either "flavor" of PSS: DSL (Domain Specific Language) or C++.

The course is developed and taught by Willamette HDL using Cadence© Perspec™ System Verifier.

Level - PSS 1

Course Duration - 2 days

Price - \$1600 per student

Pricing for private classes available on request

#### Who Should Attend?

- Anyone interested in learning the new industry standard language for Portable Test and Stimulus (PSS)
- Cadence Perspec System Verifier users who want to incorporate either DSL or C++ into their flow.

#### **Prerequisites**

Contact Hardent for more information

#### **Software Tools**

• Cadence Perspec System Verifier

After completing this comprehensive training, you will have the necessary skills to:

- Understand the constructs and syntax of the new PSS language, either DSL or C++
- Write PSS descriptions of the use-case for an IP block up to a whole S0C subsystem
- Use Cadence Perspec System Verifier to solve and expand the test scenarios you need for SoC verification
- Use Cadence Perspec System Verifier to connect your PSS descriptions to UVM and drive your IP and subsystem verification

### **Course Outline**

- Introduction
  - PSS capturing verification intent
  - PSS portability
  - Design/tool flow overview
- Hello World
  - o PSS concepts introduction
  - PSS development/tool flow introduction
- PSS Modeling Concepts
  - o Dataflow
  - Resources
  - Components
  - Inference
  - Constraints
  - Scenarios
- Scheduling
- Data TypesPackages

- Putting Together a Test Block Level
  - Components
  - Actions
  - Activities
    - Action Traversal
    - Action Scheduling
    - Flow Control
  - Flow Objects
  - Resources
  - Pools
  - File Organization
- Test Realization
  - Exec Blocks
  - Procedural Interface
- Type Extension
- Randomization and Constraints
- Coverage
- Putting Together a Test Subsystem Level
- Putting Together a Test System Level

## **Register Today**

Hardent offers courses to help designers produce fast, predictable, and efficient designs. For a detailed course list, visit <a href="www.hardent.com/training">www.hardent.com/training</a> or contact Hardent's Training Coordinator for additional information, to register for a class, or to schedule a private course.

Email: <a href="mailto:training@hardent.com">training@hardent.com</a>
Telephone: 514-284-5252

Course material created by:



© 2018 Hardent, Inc. All rights reserved. All other trademarks used are the property of their respective owners