# **E** XILINX

# Designing with the Versal ACAP: Programmable Logic Architecture and Methodology ACAP 1

## HDT-ACAP-ARCH-HW (v1.0H)

# **Course Description**

This course helps you to learn about Versal™ ACAP programmable logic architecture and design methodology.

The emphasis of this course is on:

- Reviewing the architecture of the Versal ACAP
- Utilizing the hardened blocks available in the Versal architecture
- Using the design tools and methodology provided by Xilinx to create complex systems
- Describing the network on chip (NoC) and AI Engine concepts and their architectures
- Performing system-level simulation and debugging

### Level – ACAP 1

Course Duration - 2 days

Price - \$1800 or 18 Training Credits

Course Part Number - HDT-ACAP-ARCH-HW

Who Should Attend? – Software and hardware developers, system architects, and anyone who wants to learn about the programmable logic architecture of the Xilinx Versal ACAP device

## Prerequisites

- Hardware development flow with the Vivado® Design Suite
- Basic knowledge of UltraScale™/UltraScale+™ FPGAs

#### Software Tools

Vivado Design Suite 2020.2

### Hardware

Architecture: Xilinx Versal ACAPs

After completing this comprehensive training, you will have the necessary skills to:

- Describe the Versal ACAP architecture at a high level
- Describe the various engines in the Versal ACAP device
- Use the various blocks from the Versal architecture to create complex systems
- Perform system-level simulation and debugging
- Identify and apply different design methodologies

# Course Outline

## Day 1

Introduction

**Course Specification** 

Talks about the need for Versal devices and gives an overview of the different Versal families. {Lecture}

Architecture Overview

Provides a high-level overview of the Versal architecture, illustrating the various engines available in the the Versal architecture. {Lecture}

Design Tool Flow

Maps the various engines in the Versal architecture to the tools required and describes how to target them for final image assembly. {Lecture, Lab}

Adaptable Engines (PL)

Describes the logic resources available in the Adaptable Engine. {Lecture}

SelectIO Resources

Describes the I/O bank, SelectIO<sup>™</sup> interface, and I/O delay features. {Lecture}

Clocking Architecture

Discusses the clocking architecture, clock buffers, clock routing, clock management functions, and clock de-skew. {Lecture, Lab}

### DSP Engine

Describes the DSP58 slice and compares the DSP58 slice with the DSP48 slice. DSP58 modes are also covered in detail. {Lecture}

**NoC Introduction and Concepts** Covers the reasons to use the network on chip, its basic elements, and common terminology. {Lecture, Lab}

### Day 2

.

### Al Engine

Discusses the AI Engine array architecture, terminology, and AIE interfaces. {Lecture}

Device Memory

Describes the available memory resources, such as block RAM, UltraRAM, LUTRAM. The integrated memory controllers are also covered. {Lecture}

Programming Interfaces

Reviews the various programming interfaces in the Versal ACAP. {Lecture}

PCI Express & CCIX

Provides an overview of the CCIX PCIe module and describes the PL and CPM PCIe blocks. {Lecture, Lab}

Serial Transceivers

Describes the transceivers in the Versal ACAP. {Lecture}

Power and Thermal Solutions

Discusses the power domains in the Versal ACAP as well as power optimization and analysis techniques. Thermal design challenges are also covered. {Lecture}

© 2020 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

www.xilinx.com 1-800-255-7778

# **E** XILINX

# Designing with the Versal ACAP: Programmable Logic Architecture and Methodology

ACAP 1

## HDT-ACAP-ARCH-HW (v1.0H)

## **Course Specification**

Debugging

Covers the Versal ACAP debug interfaces, such as the test access port (TAP), debug access port (DAP) controller, and high-speed debug port (HSDP). {Lecture}

- System Simulation
   Explains how to perform system-level simulation in a Versal ACAP design. {Lecture, Lab}
- System Design Methodology Reviews the Xilinx-recommended methodology for designing a system. {Lecture}

## **Register Today**

Hardent, a Xilinx Authorized Training Provider (ATP) delivers public and private courses. Visit www.hardent.com/training or contact Hardent's Training Coordinator for more information, to register for a class, or to schedule a private course.

Email: Telephone: training@hardent.com 514-284-5252





© 2020 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

www.xilinx.com 1-800-255-7778